Skip to content
Snippets Groups Projects

Repository graph

You can move around the graph by using the arrow keys.
Select Git revision
  • 13-add-coupled-operations-to-sfg
  • 14-coupling-sfg-s
  • 17-operation-replacement-in-a-sfg
  • 2-operation-id-system
  • 22-deep-copy-of-sfg
  • 23-create-custom-operation
  • 31-print-schedule
  • 34-processor-and-memory-information-in-schedules
  • 65-implement-a-workspace-in-the-gui-2
  • 66-load-save-sfg-to-file
  • 82-explode-sfg
  • 84-unfolding-of-an-sfg
  • 87-resize-gui-window
  • MultiSimPlot
  • add-fft-generator
  • add-memory-constraint-for-list-schedulers
  • add-slack-time-sched
  • aptcache
  • codegen-commit-hash
  • commutative
  • cbasedsim
  • 1.0.0
22 results
Created with Raphaël 2.2.05Apr4330Mar2928171615141328Feb272625242321201716151413108765432131Jan3029282726252423212019181713Sep1298763213Aug2131Jul30292827262524232221201916141312111098654121Jun15Dec13Jan128Jun626May252423212019181714131211107643130Apr2928252422201817149873120Mar1814126543227Feb26252421201918Remove Input and Output argument to SFG generatorsFixesAdd two examplesAdd test adding the output of two SFGsAdd text to the first doc pageCorrect Delay documentationRemove more C/C++-related stuffMove GUI decorators to gui_utilsAdd edit method to SFG and Schedule plus typingSome typing fixesRename copy_component to copyRename replace_component to replace_operationRemove C-based simulator for nowAdd recent files for scheduler GUIcbasedsimcbasedsimRemove UI-file for SFG GUI (and palette definitions)GuirecentfilesMinor cleanupAdd button to recompute the plot limitsresources.py: adjusted bar heights and exclusion graph drawing settingsfpl-2023fpl-2023resources.py: try-catch -> if cell not in cell_assignmentFix linting issuesAdd support for parallel interleaver generationcorrect parameters 'rows' and 'columns' in generate_matrix_transposition()Use enumerateFix documentationFix issue with schedule and Python >= 3.10codegen: add functions 'write' and 'write_lines', reformat codecodegen: add pipelined back-edge mux decode logic to register based storagecodegen: add synchronous write address generation to memory based HDL generationcodegen: add B-ASIC commit hash in VHDL preambleStart caching dependenciesaptcacheaptcacheAdd VHDL testingReplace truncate with quantizecodegen: add B-ASIC commit hash in VHDL preamblecodegen-commit-…codegen-commit-hashFix minor documentation issuescodegen: VHDL generation for register based storagecodegen: VHDL generation for memory based storageAdd graph_color_cell_assignment method to ProcessCollectionAdd left_edge_cell_assignment method to ProcessCollectionRemove unused arguments and parameters