Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
B-ASIC - Better ASIC Toolbox
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Computer Engineering
B-ASIC - Better ASIC Toolbox
Merge requests
!266
Correct Delay documentation
Code
Review changes
Check out branch
Download
Patches
Plain diff
Merged
Correct Delay documentation
delaydocs
into
master
Overview
0
Commits
1
Pipelines
1
Changes
1
Merged
Oscar Gustafsson
requested to merge
delaydocs
into
master
2 years ago
Overview
0
Commits
1
Pipelines
1
Changes
1
Expand
0
0
Merge request reports
Compare
master
master (base)
and
latest version
latest version
9deafbbd
1 commit,
2 years ago
1 file
+
13
−
4
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
b_asic/special_operations.py
+
13
−
4
Options
@@ -21,7 +21,7 @@ class Input(AbstractOperation):
"""
Input operation.
Mark
s an input port to an SFG.
Represent
s an input port to an SFG.
Its value will be updated on each iteration when simulating the SFG.
"""
@@ -102,7 +102,7 @@ class Output(AbstractOperation):
"""
Output operation.
Mark
s an output port to an SFG.
Represent
s an output port to an SFG.
The SFG will forward its input to the corresponding output signal
destinations.
"""
@@ -160,8 +160,17 @@ class Delay(AbstractOperation):
"""
Unit delay operation.
Represents one unit of delay in a circuit, typically a clock cycle.
Can be thought of as a register or a D flip-flop.
Represents a delay of one iteration.
The initial value is zero unless otherwise specified.
Parameters
----------
src0 : SignalSourceProvider, optional
The node to be delayed.
initial_value : Number, default: 0
Initial value of the delay.
name : Name, default
""
Name.
"""
def
__init__
(
Loading