Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
B-ASIC - Better ASIC Toolbox
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Computer Engineering
B-ASIC - Better ASIC Toolbox
Merge requests
!23
Resolve "Simulate SFG"
Code
Review changes
Check out branch
Download
Patches
Plain diff
Merged
Resolve "Simulate SFG"
24-simulate-sfg
into
develop
Overview
2
Commits
37
Pipelines
3
Changes
23
Merged
Ivar Härnqvist
requested to merge
24-simulate-sfg
into
develop
4 years ago
Overview
2
Commits
37
Pipelines
3
Changes
23
Expand
Closes
#22 (closed)
and
#24 (closed)
. This merge will:
add some important test cases
implement deep copying of SFG
implement Simulation
add Register operation
refactor operation evaluation to allow for simulation of registers/delays with loops and nested SFGs
refactor neighbors/parameter/traverse interface by moving it to GraphComponent
add some convenience functions to Operation
tidy up the method signatures of some interfaces to be more general
move bit length specification from InputPort to Signal
add customization point for specifying input truncation behavior for user operations
0
0
Merge request reports
Loading