Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
B-ASIC - Better ASIC Toolbox
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Computer Engineering
B-ASIC - Better ASIC Toolbox
Commits
Commit
bdbc7a24
authored
1 year ago
by
Oscar Gustafsson
Browse files
Options
Downloads
Patches
Plain Diff
Improve memory port rendering (although currently faked)
parent
d3244f31
No related branches found
No related tags found
1 merge request
!350
Improve memory port rendering (although currently faked)
Pipeline
#96703
passed
1 year ago
Stage: test
Stage: deploy
Changes
3
Pipelines
2
Status
Pipeline
Created by
Stages
Actions
Passed
00:03:35
1 year ago
Improve memory port rendering (although currently faked)
#96703
master
bdbc7a24
branch
Stage: test
Stage: deploy
Download artifacts
Download artifacts
No artifacts found
Passed
00:01:58
1 year ago
Improve memory port rendering (although currently faked)
#96702
memoryports
bdbc7a24
branch
Stage: test
Download artifacts
Download artifacts
No artifacts found
